System Bootstrap, Version 11.1(20)AA2, EARLY DEPLOYMENT RELEASE SOFTWARE (fc1)
C3600 processor with 32768 Kbytes of main memory
Main memory is configured to 32 bit mode with parity disabled
program load complete, entry point: 0x80008000, size: 0x5522e0
Self decompressing the image : #################################################
################################################################################
################################################################################
################################################################################
################################################################################
################################################################################
################# [OK]
Restricted Rights Legend
Use, duplication, or disclosure by the Government is
subject to restrictions as set forth in subparagraph
(c) of the Commercial Computer Software - Restricted
Rights clause at FAR sec. 52.227-19 and subparagrap
(c) (1) (ii) of the Rights in Technical Data and Computer
Software clause at DFARS sec. 252.227-7013.
cisco Systems, Inc.
170 West Tasman Drive
San Jose, California 95134-1706
Cisco Internetwork Operating System Software
IOS (tm) 3600 Software (C3620-DS-M), Version 11.3(9)T, RELEASE SOFTWARE (fc1)
Copyright (c) 1986-1999 by cisco Systems, Inc.
Compiled Thu 08-Apr-99 06:33 by pwade
Image text-base: 0x60008918, data-base: 0x609D6000
cisco 3620 (R4700) processor (revision 0x81) w
Processor board ID 15664760
R4700 processor, Implementation 33, Revision 1.0
Bridging software.
X.25 software, Version 3.0.0.
2 Ethernet/IEEE 802.3 interface(s)
2 Token Ring/IEEE 802.5 interface(s)
2 Serial network interface(s)
DRAM configuration is 32 bits wide with parity disabled.
29K bytes of non-volatile configuration memory.
16384K bytes of processor board System flash (Read/Write)
Press RETURN to get started!